Skip to content

Commit 00bf28b

Browse files
jrbyrnesDanielCChen
authored andcommitted
[AMDGPU] Remove some lit check lines
Change-Id: I77e72d23d41095b8fcc47996d8004f9e264968de
1 parent ba45740 commit 00bf28b

File tree

2 files changed

+1
-15
lines changed

2 files changed

+1
-15
lines changed

llvm/test/CodeGen/AMDGPU/schedule-amdgpu-tracker-physreg.ll

-4
Original file line numberDiff line numberDiff line change
@@ -2,8 +2,6 @@
22
; RUN: llc -mtriple=amdgcn-amd-amdhsa -mcpu=tahiti -amdgpu-s-branch-bits=5 -amdgpu-long-branch-factor=0 -amdgpu-use-amdgpu-trackers=1 < %s | FileCheck --check-prefix=GCN-GCNTRACKERS %s
33

44
; CHECK-LABEL: {{^}}spill:
5-
; GCN: codeLenInByte = 1000
6-
; GCN-GCNTRACKERS: codeLenInByte = 1016
75
; GCN: NumSgprs: 104
86
; GCN-GCNTRACKERS: NumSgprs: 104
97
; GCN: NumVgprs: 1
@@ -246,8 +244,6 @@ bb3:
246244
}
247245

248246
; CHECK-LABEL: {{^}}spill_func:
249-
; GCN: codeLenInByte = 1612
250-
; GCN-GCNTRACKERS: codeLenInByte = 1660
251247
; GCN: NumSgprs: 104
252248
; GCN-GCNTRACKERS: NumSgprs: 104
253249
; GCN: NumVgprs: 3

llvm/test/CodeGen/AMDGPU/schedule-amdgpu-trackers.ll

+1-11
Original file line numberDiff line numberDiff line change
@@ -11,8 +11,6 @@
1111
; allow scheduling of other instructions which reduce RP
1212

1313
; CHECK-LABEL: {{^}}return_72xi32:
14-
; GFX11-PAL: codeLenInByte = 768
15-
; GFX11-PAL-GCNTRACKERS: codeLenInByte = 888
1614
; GFX11-PAL: NumSgprs: 33
1715
; GFX11-PAL-GCNTRACKERS: NumSgprs: 33
1816
; GFX11-PAL: NumVgprs: 64
@@ -22,8 +20,6 @@
2220

2321

2422
; CHECK-LABEL: {{^}}call_72xi32:
25-
; GFX11-PAL: codeLenInByte = 1300
26-
; GFX11-PAL-GCNTRACKERS: codeLenInByte = 1372
2723
; GFX11-PAL: NumSgprs: 35
2824
; GFX11-PAL-GCNTRACKERS: NumSgprs: 35
2925
; GFX11-PAL: NumVgprs: 64
@@ -46,8 +42,6 @@ entry:
4642
}
4743

4844
; CHECK-LABEL: {{^}}global_extload_v16f16_to_v16f64:
49-
; TONGA: codeLenInByte = 420
50-
; TONGA-GCNTRACKERS: codeLenInByte = 436
5145
; TONGA: NumSgprs: 96
5246
; TONGA-GCNTRACKERS: NumSgprs: 96
5347
; TONGA: NumVgprs: 33
@@ -64,8 +58,6 @@ define amdgpu_kernel void @global_extload_v16f16_to_v16f64(ptr addrspace(1) %out
6458
}
6559

6660
; CHECK-LABEL: {{^}}constant_zextload_v64i16_to_v64i32:
67-
; GENERIC: codeLenInByte = 860
68-
; GENERIC-GCNTRACKERS: codeLenInByte = 860
6961
; GENERIC: NumSgprs: 71
7062
; GENERIC-GCNTRACKERS: NumSgprs: 54
7163
; GENERIC: NumVgprs: 16
@@ -81,8 +73,6 @@ define amdgpu_kernel void @constant_zextload_v64i16_to_v64i32(ptr addrspace(1) %
8173
}
8274

8375
; CHECK-LABEL: {{^}}excess_soft_clause_reg_pressure:
84-
; GFX908: codeLenInByte = 1436
85-
; GFX908-GCNTRACKERS: codeLenInByte = 1436
8676
; GFX908: NumSgprs: 56
8777
; GFX908-GCNTRACKERS: NumSgprs: 56
8878
; GFX908: NumVgprs: 43
@@ -644,4 +634,4 @@ declare align 4 ptr addrspace(4) @llvm.amdgcn.implicitarg.ptr() #3
644634
attributes #0 = { nounwind "amdgpu-waves-per-eu"="1,1" "amdgpu-flat-work-group-size"="1,1" }
645635
attributes #1 = { nounwind "amdgpu-num-vgpr"="64" }
646636
attributes #2 = { nofree nosync nounwind readnone speculatable willreturn }
647-
attributes #3 = { nounwind readnone speculatable willreturn }
637+
attributes #3 = { nounwind readnone speculatable willreturn }

0 commit comments

Comments
 (0)