forked from rp-rs/rp-hal
-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathi2c_loopback.rs
128 lines (106 loc) · 3.81 KB
/
i2c_loopback.rs
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
//! This test needs a connection between:
//!
//! | from GPIO (pico Pin) | to GPIO (pico Pin) |
//! | -------------------- | ------------------ |
//! | 0 (1) | 2 (4) |
//! | 1 (2) | 3 (5) |
#![no_std]
#![no_main]
#![cfg(test)]
use defmt_rtt as _; // defmt transport
use defmt_test as _;
use panic_probe as _;
use rp2040_hal as hal; // memory layout // panic handler
use hal::pac::interrupt;
/// The linker will place this boot block at the start of our program image. We
/// need this to help the ROM bootloader get our code up and running.
/// Note: This boot block is not necessary when using a rp-hal based BSP
/// as the BSPs already perform this step.
#[link_section = ".boot2"]
#[used]
pub static BOOT2: [u8; 256] = rp2040_boot2::BOOT_LOADER_GENERIC_03H;
/// External high-speed crystal on the Raspberry Pi Pico board is 12 MHz. Adjust
/// if your board has a different frequency
const XTAL_FREQ_HZ: u32 = 12_000_000u32;
pub mod i2c_tests;
#[interrupt]
unsafe fn I2C1_IRQ() {
i2c_tests::blocking::peripheral_handler();
}
#[defmt_test::tests]
mod tests {
use crate::i2c_tests::{self, blocking::State, ADDR_10BIT, ADDR_7BIT};
#[init]
fn setup() -> State {
i2c_tests::blocking::setup(super::XTAL_FREQ_HZ, ADDR_7BIT)
}
#[test]
fn write(state: &mut State) {
i2c_tests::blocking::write(state, ADDR_7BIT);
i2c_tests::blocking::write(state, ADDR_10BIT);
}
#[test]
fn write_iter(state: &mut State) {
i2c_tests::blocking::write_iter(state, ADDR_7BIT);
i2c_tests::blocking::write_iter(state, ADDR_10BIT);
}
#[test]
fn write_iter_read(state: &mut State) {
i2c_tests::blocking::write_iter_read(state, ADDR_7BIT, 1..=1);
i2c_tests::blocking::write_iter_read(state, ADDR_10BIT, 2..=2);
}
#[test]
fn write_read(state: &mut State) {
i2c_tests::blocking::write_read(state, ADDR_7BIT, 1..=1);
i2c_tests::blocking::write_read(state, ADDR_10BIT, 2..=2);
}
#[test]
fn read(state: &mut State) {
i2c_tests::blocking::read(state, ADDR_7BIT, 0..=0);
i2c_tests::blocking::read(state, ADDR_10BIT, 1..=1);
}
#[test]
fn transactions_read(state: &mut State) {
i2c_tests::blocking::transactions_read(state, ADDR_7BIT, 0..=0);
i2c_tests::blocking::transactions_read(state, ADDR_10BIT, 1..=1);
}
#[test]
fn transactions_write(state: &mut State) {
i2c_tests::blocking::transactions_write(state, ADDR_7BIT);
i2c_tests::blocking::transactions_write(state, ADDR_10BIT);
}
#[test]
fn transactions_read_write(state: &mut State) {
i2c_tests::blocking::transactions_read_write(state, ADDR_7BIT, 1..=1);
i2c_tests::blocking::transactions_read_write(state, ADDR_10BIT, 2..=2);
}
#[test]
fn transactions_write_read(state: &mut State) {
i2c_tests::blocking::transactions_write_read(state, ADDR_7BIT, 1..=1);
i2c_tests::blocking::transactions_write_read(state, ADDR_10BIT, 2..=2);
}
#[test]
fn transaction(state: &mut State) {
i2c_tests::blocking::transaction(state, ADDR_7BIT, 7..=9);
i2c_tests::blocking::transaction(state, ADDR_10BIT, 7..=9);
}
#[test]
fn transactions_iter(state: &mut State) {
i2c_tests::blocking::transactions_iter(state, ADDR_7BIT, 1..=1);
i2c_tests::blocking::transactions_iter(state, ADDR_10BIT, 2..=2);
}
#[test]
fn embedded_hal(state: &mut State) {
i2c_tests::blocking::embedded_hal(state, ADDR_7BIT, 2..=2);
i2c_tests::blocking::embedded_hal(state, ADDR_10BIT, 2..=7);
}
// Sad paths:
// invalid tx buf on write
// invalid rx buf on read
//
// invalid (rx/tx) buf in transactions
//
// Peripheral Nack
//
// Arbritration conflict
}