-
Notifications
You must be signed in to change notification settings - Fork 1
/
Copy pathvic20nano_tp20k_lcd.gprj
73 lines (73 loc) · 5.22 KB
/
vic20nano_tp20k_lcd.gprj
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
<?xml version="1" encoding="UTF-8"?>
<!DOCTYPE gowin-fpga-project>
<Project>
<Template>FPGA</Template>
<Version>5</Version>
<Device name="GW2A-18C" pn="GW2A-LV18PG256C8/I7">gw2a18c-011</Device>
<FileList>
<File path="src/c1541/mist_sd_card.sv" type="file.verilog" enable="1"/>
<File path="src/dualshock2.v" type="file.verilog" enable="1"/>
<File path="src/gowin_dpb/gowin_dpb_track_buffer_b.v" type="file.verilog" enable="1"/>
<File path="src/gowin_dpb/gowin_dpb_trkbuf.v" type="file.verilog" enable="1"/>
<File path="src/gowin_dpb/sector_dpram.v" type="file.verilog" enable="1"/>
<File path="src/hdmi/audio_clock_regeneration_packet.sv" type="file.verilog" enable="1"/>
<File path="src/hdmi/audio_info_frame.sv" type="file.verilog" enable="1"/>
<File path="src/hdmi/audio_sample_packet.sv" type="file.verilog" enable="1"/>
<File path="src/hdmi/auxiliary_video_information_info_frame.sv" type="file.verilog" enable="1"/>
<File path="src/hdmi/hdmi.sv" type="file.verilog" enable="1"/>
<File path="src/hdmi/packet_assembler.sv" type="file.verilog" enable="1"/>
<File path="src/hdmi/packet_picker.sv" type="file.verilog" enable="1"/>
<File path="src/hdmi/serializer.sv" type="file.verilog" enable="1"/>
<File path="src/hdmi/source_product_description_info_frame.sv" type="file.verilog" enable="1"/>
<File path="src/hdmi/tmds_channel.sv" type="file.verilog" enable="1"/>
<File path="src/loader_sd_card.sv" type="file.verilog" enable="1"/>
<File path="src/megacart.v" type="file.verilog" enable="1"/>
<File path="src/megacart_nvram.v" type="file.verilog" enable="1"/>
<File path="src/misc/flash_dspi.v" type="file.verilog" enable="1"/>
<File path="src/misc/hid.v" type="file.verilog" enable="1"/>
<File path="src/misc/mcu_spi.v" type="file.verilog" enable="1"/>
<File path="src/misc/osd_u8g2.v" type="file.verilog" enable="1"/>
<File path="src/misc/scandoubler.v" type="file.verilog" enable="1"/>
<File path="src/misc/sd_card.v" type="file.verilog" enable="1"/>
<File path="src/misc/sd_rw.v" type="file.verilog" enable="1"/>
<File path="src/misc/sdcmd_ctrl.v" type="file.verilog" enable="1"/>
<File path="src/misc/sysctrl.v" type="file.verilog" enable="1"/>
<File path="src/misc/video_lcd.v" type="file.verilog" enable="1"/>
<File path="src/misc/ws2812.v" type="file.verilog" enable="1"/>
<File path="src/tang/primer20k/ddr3_controller.v" type="file.verilog" enable="1"/>
<File path="src/tang/primer20k/ddr3_tester.v" type="file.verilog" enable="1"/>
<File path="src/tang/primer20k/memory_controller.v" type="file.verilog" enable="1"/>
<File path="src/tang/primer20k/memtest.sv" type="file.verilog" enable="1"/>
<File path="src/c1530.vhd" type="file.vhdl" enable="1"/>
<File path="src/c1541/c1541_logic.vhd" type="file.vhdl" enable="1"/>
<File path="src/c1541/c1541_sd.vhd" type="file.vhdl" enable="1"/>
<File path="src/c1541/gcr_floppy.vhd" type="file.vhdl" enable="1"/>
<File path="src/c1541/via6522.vhd" type="file.vhdl" enable="1"/>
<File path="src/fifo_sc_hs/fifo_sc_hs.vhd" type="file.vhdl" enable="1"/>
<File path="src/gowin_dpb/gowin_dpb_1k.vhd" type="file.vhdl" enable="1"/>
<File path="src/gowin_dpb/gowin_dpb_1k_x4.vhd" type="file.vhdl" enable="1"/>
<File path="src/gowin_dpb/gowin_dpb_2k.vhd" type="file.vhdl" enable="1"/>
<File path="src/gowin_dpb/gowin_dpb_8k.vhd" type="file.vhdl" enable="1"/>
<File path="src/gowin_prom/gowin_prom_basic.vhd" type="file.vhdl" enable="1"/>
<File path="src/gowin_prom/gowin_prom_char.vhd" type="file.vhdl" enable="1"/>
<File path="src/gowin_sdpb/gowin_sdpb_kernal_8k.vhd" type="file.vhdl" enable="1"/>
<File path="src/gowin_sp/gowin_sp_2k.vhd" type="file.vhdl" enable="1"/>
<File path="src/gowin_sp/gowin_sp_8k.vhd" type="file.vhdl" enable="1"/>
<File path="src/m6522.vhd" type="file.vhdl" enable="1"/>
<File path="src/m6561.vhd" type="file.vhdl" enable="1"/>
<File path="src/ram_conf_1024x4.vhd" type="file.vhdl" enable="1"/>
<File path="src/ram_conf_1024x8.vhd" type="file.vhdl" enable="1"/>
<File path="src/ram_conf_2048x8.vhd" type="file.vhdl" enable="1"/>
<File path="src/ram_conf_8192x8.vhd" type="file.vhdl" enable="1"/>
<File path="src/t65/T65.vhd" type="file.vhdl" enable="1"/>
<File path="src/t65/T65_ALU.vhd" type="file.vhdl" enable="1"/>
<File path="src/t65/T65_MCode.vhd" type="file.vhdl" enable="1"/>
<File path="src/t65/T65_Pack.vhd" type="file.vhdl" enable="1"/>
<File path="src/tang/primer20k_lcd/vic20nano_top_tp20k_lcd.vhd" type="file.vhdl" enable="1"/>
<File path="src/vic20.vhd" type="file.vhdl" enable="1"/>
<File path="src/vic20_clocks.vhd" type="file.vhdl" enable="1"/>
<File path="src/vic20_keyboard.vhd" type="file.vhdl" enable="1"/>
<File path="src/tang/primer20k_lcd/vic20nano_top_tp20k_lcd.cst" type="file.cst" enable="1"/>
<File path="src/tang/primer20k_lcd/vic20nano_top_tp20k_lcd.sdc" type="file.sdc" enable="1"/>
</FileList>
</Project>