-
Notifications
You must be signed in to change notification settings - Fork 1.4k
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Cranelift: sqmul_round_sat.{i16,i32}
does not exist for scalars
#5923
Comments
afonso360
added a commit
to afonso360/wasmtime
that referenced
this issue
Mar 3, 2023
I think the conservative thing to do is to restrict this to SIMD types since this is a lowering for |
afonso360
added a commit
to afonso360/wasmtime
that referenced
this issue
Mar 9, 2023
afonso360
added a commit
that referenced
this issue
Mar 11, 2023
* fuzzgen: Add some SIMD instructions * fuzzgen: Remove `scalar_to_vector` Broken in the interpreter #5911 * fuzzgen: Remove SIMD bitcasts Broken in the interpreter #5915 * fuzzgen: Fix insert lane * fuzzgen: Remove debug code * fuzzgen: Remove vall_true This is broken in the interpreter #5916 * fuzzgen: Disable a few more ops * fuzzgen: Remove `iadd_pairwise.i64x2` Turns out it doesen't exist * fuzzgen: Remove scalar `sqmul_round_sat` #5923 * fuzzgen: Disable aligned loads to SIMD values * fuzzgen: Address Review Feedback Co-Authored-By: Jamey Sharp <jsharp@fastly.com> * fuzzgen: Rework `cmp` exclusion rules Co-Authored-By: Jamey Sharp <jsharp@fastly.com> --------- Co-authored-by: Jamey Sharp <jsharp@fastly.com>
afonso360
added a commit
to afonso360/wasmtime
that referenced
this issue
Mar 13, 2023
…alliance#5971) * fuzzgen: Add some SIMD instructions * fuzzgen: Remove `scalar_to_vector` Broken in the interpreter bytecodealliance#5911 * fuzzgen: Remove SIMD bitcasts Broken in the interpreter bytecodealliance#5915 * fuzzgen: Fix insert lane * fuzzgen: Remove debug code * fuzzgen: Remove vall_true This is broken in the interpreter bytecodealliance#5916 * fuzzgen: Disable a few more ops * fuzzgen: Remove `iadd_pairwise.i64x2` Turns out it doesen't exist * fuzzgen: Remove scalar `sqmul_round_sat` bytecodealliance#5923 * fuzzgen: Disable aligned loads to SIMD values * fuzzgen: Address Review Feedback Co-Authored-By: Jamey Sharp <jsharp@fastly.com> * fuzzgen: Rework `cmp` exclusion rules Co-Authored-By: Jamey Sharp <jsharp@fastly.com> --------- Co-authored-by: Jamey Sharp <jsharp@fastly.com>
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
👋 Hey,
This is probably a docs issue.
The docs for this instruction state that it is "Polymorphic over all integer types (scalar and vector) with 16- or 32-bit numbers.".
But it isn't, and trying to compile it with either
i32
/i16
causes a verifier error.Do we want to enable this instruction for scalars? Or should we update the docs so that they are SIMD only?
.clif
Test CaseSteps to Reproduce
clif-util test ./the-above.clif
Expected Results
The test to pass.
Actual Results
Versions and Environment
Cranelift version or commit: main
Operating system: Linux
Architecture: x86_64
The text was updated successfully, but these errors were encountered: