Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

cores: uart.py: slice data in fsm run #2206

Merged
merged 1 commit into from
Mar 17, 2025

Conversation

maass-hamburg
Copy link
Contributor

slice data in fsm run

slice data in fsm run

Signed-off-by: Fin Maaß <f.maass@vogl-electronic.com>
@enjoy-digital
Copy link
Owner

Thanks @maass-hamburg, we were here relying on verilog properties, was it causing an issue with a specific project/toolchain? (I'm asking since this property is probably used in various place).

@maass-hamburg
Copy link
Contributor Author

@enjoy-digital it was not really causing a problem, just wanting to remove a warning:

WARNING  : /home/fmaass@vogl.zone/litex/general/litex-boards/build/efinix_ti375_c529_dev_kit/gateware/efinix_ti375_c529_dev_kit.v(2691): expression size 8 truncated to fit in target size 1 [VERI-1209]

@enjoy-digital enjoy-digital merged commit 88258bd into enjoy-digital:master Mar 17, 2025
1 check passed
@enjoy-digital
Copy link
Owner

OK thanks, this is merged.

@maass-hamburg maass-hamburg deleted the uart_slice_data branch March 17, 2025 10:55
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants