Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

PR following enjoy-digital#2200 closure #2210

Merged
merged 1 commit into from
Mar 24, 2025

Conversation

benjaminh-13
Copy link
Contributor

Hello,

I found in the now resolved #2200 that the mapping of some JTAG instruction ports in litex/litex/soc/cores/cpu/naxriscv/core.py are not matching the name of the actual NaxRiscv's JTAG instruction ports.

Following the discussion in #2200, here is how it could be adressed.

Best regards,

@enjoy-digital enjoy-digital merged commit b1eb23b into enjoy-digital:master Mar 24, 2025
1 check passed
@enjoy-digital
Copy link
Owner

Thanks @benjaminh-13!

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

Litex SoC binds to non-existent ports when generating a NaxRiscv-based SoC with --with-jtag-instruction
2 participants