sdram
Here are 15 public repositories matching this topic...
Generic FPGA SDRAM controller, originally made for AS4C4M16SA
-
Updated
Sep 7, 2020 - Verilog
SDRAM controller optimized to a memory bandwidth of 316MB/s
-
Updated
Aug 16, 2021 - Verilog
Verilog HDL implementation of SDRAM controller and SDRAM model
-
Updated
Jun 19, 2024 - Verilog
A sample design of Nios with on-board SDRAM for CYC1000 (a low cost Cyclone10 FPGA board)
-
Updated
Jul 8, 2021 - Verilog
Projects using the Sipeed Tang Primer FPGA development board
-
Updated
Dec 6, 2020 - Verilog
Simple SDRAM Controller for DE10-Lite.
-
Updated
Jan 20, 2019 - Verilog
Mitigating Single-Event Upsets in COTS SDRAM using an EDAC SDRAM Controller
-
Updated
Oct 30, 2017 - Verilog
Design Verification of Flash, UART, and SDRAM controller for a 32 bit embedded RISC microprocessor using cocotb.
-
Updated
Oct 15, 2023 - Verilog
This SDRAM controller is for MT48LC32M16 SDRAM. This module was designed under the assumption that the clock rate is 100MHz.
-
Updated
Feb 7, 2021 - Verilog
SDR SDRAM Controller with Avalon-MM bus; [Bugged, deprecated]
-
Updated
Apr 11, 2022 - Verilog
-
Updated
Aug 9, 2018 - Verilog
The Enhanced SRAM Controller handles secure, efficient memory operations with features like burst mode, error correction, power-saving, and clock domain crossing. It’s perfect for applications requiring robust and reliable memory handling.
-
Updated
Oct 21, 2024 - Verilog
🛠 A SDRAM controller in Verilog HDL
-
Updated
Mar 21, 2022 - Verilog
Improve this page
Add a description, image, and links to the sdram topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the sdram topic, visit your repo's landing page and select "manage topics."